Loading…
July 17-19 | Tokyo, Japan
View More Details  & Register Here
DW

Daniel Wagner

Siemens AG
Senior Engineer
Daniel Wagner is one of the stable-rt maintainers, maintainer of the preempt_rt real-time extensions of the CIP kernel, and primary author of jitterdebugger.